

Model Name: T390HVN04.0

Issue Date: 2013/02/19

()Preliminary Specifications

(*)Final Specifications

Customer Signature⊬	Date₽	AUO 🕫	Date₽
Approved By + +		Approval By PM Director	+2
Note₽		Reviewed By RD Director	
		Effa Chou	*
		Prepared By PM. Telence Tang	45



CONTENTS

l.	GEN	ERAL DESCRIPTION	4
2.	ABS	OLUTE MAXIMUM RATINGS	3
3.	ELE	CTRICAL SPECIFICATION	6
	3.1	ELECTRICAL CHARACTERISTICS	6
	3.1.1	DC Characteristics	6
	3.1.2	AC Characteristics	7
	3.1.3	DRIVER CHARACTERISTICS	7
	3.2	INTERFACE CONNECTIONS	11
	3.2.1	T-Con Board Pin Map	11
	3.2.2	LVDS Option	13
	3.3	SIGNAL TIMING SPECIFICATION	14
	3.4	SIGNAL TIMING WAVEFORMS	15
	3.5	COLOR INPUT DATA REFERENCE	16
	3.6	POWER SEQUENCE FOR LCD.	17
	3.7	VCOM ADJUST SOP	18
	3.7.1	VCOM I2C Tuning Step	18
	3.7.2	Flicker Pattern	18
	3.7.3	WP (Write Protect)	18
	3.7.4	Adjust SOP	19
	3.7.5	Interval of Step to Step	20
4.	OPT	ICAL SPECIFICATION	21
5.	MEC	CHANICAL CHARACTERISTICS	25
6.	PAC	KING	26
7.	PRE	CAUTIONS	29
	7.1	MOUNTING PRECAUTIONS	20
	7.1	OPERATING PRECAUTIONS.	
	7.3	ELECTROSTATIC DISCHARGE CONTROL	
	7.3 7.4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE	
	7. 4 7.5	STORAGE	
	7.6	HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER	



RECORD OF REVISION

Version	Date	Page	Description
0.0	2012/12/19		First release
0.1	2013/1/8	4	Remove LCD in "This LCD Open Cell"
		21	Modify Color Chromaticity (RGBW)
		25	Modify 2D drawing , the height of components on PCBA is 3.75mm→ 4.2mm (Max)
		26	Modify open cell shipping label , 4 th area 12 units→ 11 units
		27	Modify packing process ,change pallet dimension & packing quantity
1.0	2013/2/19	4	Signal input with "A" → "ABC"
		11	T-Con Board Pin Map , modify pin 24 , 25 , 40 , 41 to N.C.



1. General Description

This specification applies to the 38.5 inch Color TFT-LCD SKD model T390HVN04.0. This Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 38.5 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

* General Information

Items	Specification	Unit	Note
Active Screen Size	38.5	inch	
Display Area	853.92 (H) x 480.33 (V)	mm	
Outline Dimension	868.72 (H) x 492.83 (V) x 1.385 (D)	mm	
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit , 16.7M	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.44475 (H) x 0.44475 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze=2%
Weight	1300	g	
Rotate Function	Unachievable		Note 1
Display Orientation	Signal input with "ABC"		Note 2

Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "ABC".

Rear side	Front side
Tcon board	ABC



2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V_{DD}	-0.3	14	[Volt] DC	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt] _{DC}	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3
Electro Statistic Voltage	ESD		±2	[KV]	Note 4


Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39[°]C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50 ℃ Dry condition

Note 4: ESD protection procedure must be applied during production process; especially polarizer protection films remove process. Please directly contact AUO if module process advice is required.





3. Electrical Specification

The T390HVN04.0 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1 DC Characteristics

Parameter		Cumbal		Value	Unit	Note	
		Symbol	Min.	Тур.	Max	Uffil	Note
LCD							
Power Sup	ply Input Voltage	V_{DD}	10.8	12	13.2	V _{DC}	
Power Sup	ply Input Current	I _{DD}		0.75	0.9	Α	1
Power Con	sumption	Pc		9	10.8	Watt	1
Inrush Current		I _{RUSH}			4	Α	2
Permissible Ripple of Power Supply Input Voltage		V_{RP}			V _{DD} * 5%	mV_{pk-pk}	3
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	4
LVDS	Differential Input High Threshold Voltage	V _{TH}	+100		+300	mV _{DC}	4
Interface	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV _{DC}	4
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	5
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V_{DC}	5



3.1.2 AC Characteristics

Parameter		Cumbal		Value	Lloit	Noto	
		Symbol	Min.	Тур.	Max	Unit	Note
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	6
LVDS Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	6
interrace	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	7
	SCL clock frequency	F _{SCL}	0		400	KHZ	
	I2C clock high level	T _{SCHi}	0.6			us	
I2C	I2C clock low level	T_{SCLo}	1.2		1	us	
	I2C data setup time	T_{SDS}	100		-	ns	
Interface	I2C data hold time	T_{SDH}	0		900	ns	
	SDA and SCL rise time	T_R	1		1000	ns	
	SDA and SCL fall time	T _F			300	ns	

3.1.3 DRIVER CHARACTERISTICS

Item	Symbol	Min	Max	Unit	condition
Driver Surface Temperature	DST		100	[°C]	Note




Note:

- 1. Test Condition:
 - (1) $V_{DD} = 12.0V$
 - (2) Fv = Type Timing, 60Hz, 120Hz or Other
 - (3) Fclk= Max freq.
 - (4) Temperature = 25 °C
 - (5) Typ. Input current: White Pattern


Max. Input current: Heavy loading pattern defined by AUO

>> refer to "Section:3.3 Signal Timing Specification, Typical timing"

2. Measurement condition: Rising time = 400us




- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.
- **4.** $V_{ICM} = 1.25V$



5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.




6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





7. Receiver Data Input Margin

Parameter	Symbol	Rating				Note	
Parameter	Symbol	Min	Type Max		Unit	Note	
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk	
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns		
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns		
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns		
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns		
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns		
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns		
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns		





3.2 Interface Connections 3.2.1 T-Con Board Pin Map

• LCD connector: 187059-51221-1 (P-TWO, LVDS connector)

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection (for AUO test only. Do not connect)	26	N.C.	No connection (for AUO test only. Do not connect)
2	SCL	EEPROM Serial Clock	27	N.C.	No connection (for AUO test only. Do not connect)
3	WP	EEPROM Write Protection High(3.3V) for Writable, Low(GND) for Protection	28	CH2_0-	LVDS Channel 2, Signal 0-
4	SDA	EEPROM Serial Data	29	CH2_0+	LVDS Channel 2, Signal 0+
5	N.C.	No connection (for AUO test only. Do not connect)	30	CH2_1-	LVDS Channel 2, Signal 1-
6	N.C.	No connection (for AUO test only. Do not connect)	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection (for AUO test only. Do not connect)	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection (for AUO test only. Do not connect)	34	GND	Ground
10	N.C.	No connection (for AUO test only. Do not connect)	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	N.C.	No connection (for AUO test only. Do not connect)
16	CH1_2-	LVDS Channel 1, Signal 2-	41	N.C.	No connection (for AUO test only. Do not connect)
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	No connection (for AUO test only. Do not connect)
18	GND	Ground	43	N.C.	No connection (for AUO test only. Do not connect)
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection (for AUO test only. Do not connect)
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated
24	N.C.	No connection (for AUO test only. Do not connect)	49	V_{DD}	Power Supply, +12V DC Regulated
25	N.C.	No connection (for AUO test only. Do not connect)	50	V_{DD}	Power Supply, +12V DC Regulated
			51	V_{DD}	Power Supply, +12V DC Regulated




Note: N.C.: please leave this pin unoccupied.

It can not be connected by any signal (Low/GND/High).

Note: Open / High(3.3V) / Low(GND)/ WP / SDA / SCL described as below


LVDS connector control and I2C pin description






3.2.2 LVDS Option

LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3)If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms





3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

											ı	npu	t Cc	lor l	Data	a									
	Color				RI	ΞD							GRI	ΞEN							BL	UE			
	COIOI	MS	В					LS	BB	MS	В					LS	BB	MS	В					LS	SB
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В		7																							
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



3.6 Power Sequence for LCD



Davadastan		Values		Unit
Parameter	Min.	Type.	Max.	Min.
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0*1			ms
t5	0			ms
t6				ms
t7	500			ms
t8	10*3		50	ms
t9	0			ms
t10	450			ms
t11	150			ms


Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



3.7 VCOM Adjust SOP

3.7.1 VCOM I2C Tuning Step



3.7.2 Flicker Pattern



3.7.3 WP (Write Protect)

WP Pin	Write Enable	Write Protect
WPFIII	Н	L and Open



3.7.4 Adjust SOP

Step1 Reset

* Device Address is 0x74 (7Bits)

S	Slave Address	W	Α	Index Address 0	А	Control Byte	Α	Р
	1 1 1 0 1 0 0 0xE8 Device Address +	0 W	,	0 0 0 0 0 0 0 0 0x00 Control Address		0 0 0 1 0 0 1 0 0x12 Reset + OUT_EN		

Step2 Read VCOM



S	Slave Address	W	А	Index Address 1	Α	S	Slave Address	R	Α	DATA	NA	Р
	1110100	0		00000001			1110100	1		X X X X X X X	Х	
	0xE8 Device Address + W			0x01 VCOM Address			0xE9 Device Address +	R		Data		

Step3 Adjust VCOM



S	Slave Address	W	А	Index Address 1	Α	DVCOM	А	Р
	1110100	0		00000001		0000000X~111111X		
	0xE8			0x01		$0x00\sim0xFF$		
	Device Address +	W		VCOM Address		VCOM value		

Step4 Write VCOM

S	Slave Address W A		Α	Index Address 0	Α	Control Byte	Α	Р	
11101000				00000000	0 0 0 0 1 0 1 0				
0xE8				0x00	0x10				
Device Address + W			Control Address	Write DAC to NVM+ OUT_EN					

Step5 Reset


* Device Address is 0x74 (7Bits)

S	Slave Address	W	Α	Index Address 0	А	Control Byte	Α	Р
	1 1 1 0 1 0 0 0xE8 Device Address +	0 W		0 0 0 0 0 0 0 0 0 0x00 Control Address		0 0 0 1 0 0 1 0 0x12 Reset + OUT_EN		



3.7.5 Interval of Step to Step

Step to step interval must follow below figure






4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of φ and θ equal to 0 °.

Fig.1 presents additional information concerning the measurement equipment and method.




Parameter	Cumahal	Condition		Values		Unit	Natas
Parameter	Symbol	Condition	Min.	Тур.	Max	Unit	Notes
Contrast Ratio	CR			5000			1, 2
White Variation	$\delta_{WHITE(9P)}$	With AUO Module			1.33		1, 3
Response Time (G to G)	Тү	With AOO Module		6.5		ms	4
Center Transmittance	Т%			5.2		%	1, 7
Color Chromaticity							5
Red	R_X			0.659			
	R_{Y}			0.324			
Green	G _X	With CS-1000T Standard light source "C"		0.268			
	G_Y		T 0.00	0.594	T		
Blue	B _X		Typ0.03	0.139	Typ.+0.03		1
	B _Y			0.090			
White	W_{X}			0.292			
	W_{Y}			0.332			1
Viewing Angle							1, 6
x axis, right(φ=0°)	θ_{r}			89		degree	
x axis, left(φ=180°)	θι	With AUO Module		89		degree	1
y axis, up(φ=90°)	θ_{u}			89		degree	1
y axis, down (φ=270°) θ _d				89		degree	



- 1. Light source here is the BLU of AUO T390HVN04.0 module.
- 2. Contrast Ratio (CR) is defined mathematically as:

3. The white variation, δ WHITE is defined as:

 $\delta_{WHITE(9P)} = Maximum(L_{on1},\ L_{on2},...,L_{on9})/\ Minimum(L_{on1},\ L_{on2},...L_{on9})$




4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_{ν} =60Hz to optimize.

Ме	asured			Target		
Respo	onse Time	0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".




FIG.3 Response Time



- 5. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following:
 - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
 - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
 - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
- 6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle






7. Definition of Transmittance (T%):

$$Transmittance = \frac{Luminance of LCD module}{Luminance of backlight} * 100\%$$

During transmittance measurement, the backlight of LCD module contains no brightness enhancement film. Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.



5. Mechanical Characteristics





6. Packing


Open cell shipping label (35*7mm)



- 1. S/N Number
- 2. AUO internal use
- 3. Manufactured week
- 4. Model name


Carton Label:







Packing Process:




1Box for 11 pcs cells & 12 pcs spacers



11 Pcs/Box






Pallet Dimension:980*740*132 mm after stack 8 boxes/Pallet, then put EPP top cover on it.



Pallet and Shipment Information

	Item		Specification		Packing Remark		
	item	Qty.	Dimension	Weight (kg)	racking nemark		
1	Packing BOX	11pcs/box	970(L)*720(W)*137(H)	18.5	EPP Hybrid box		
2	Pallet	1	980(L)*740(W)*132(H)	12.5	Wood pallet		
3	Boxes per Pallet		8 boxes/pallet				
4	SKD per Pallet						
	Pallet after packing	N/A					





7. Precautions

Please pay attention to the followings when you use this TFT LCD Open Cell unit and strongly recommended to contact AUO if module process advice is required.

7.1 Mounting Precautions

- (1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.
- (2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (7) Do not open the case because inside circuits do not have sufficient strength.

7.2 Operating Precautions

- (1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness/transmittance depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

7.3 Electrostatic Discharge Control

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.



7.4 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

7.5 Storage

When storing open cell units as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

7.6 Handling Precautions for Protection Film of Polarizer

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.